# Performance Optimization of Multigrid Codes on Hierarchical Memory Architectures

#### Markus Kowarschik, Ulrich Rüde, Nils Thürey

kowarschik@cs.fau.de, ruede@cs.fau.de, thuerey@cs.fau.de
Lehrstuhl für Systemsimulation (Informatik 10)
Institut für Informatik
Friedrich—Alexander—Universität Erlangen—Nürnberg
Germany

#### **Christian Weiß**

weissc@cs.tum.edu
Lehrstuhl für Rechnertechnik und Rechnerorganisation (LRR–TUM)
Fakultät für Informatik
Technische Universität München
Germany

#### **Outline**

- Motivating example
- Cache design issues
- Cache optimizations for iterative methods, particularly multigrid
  - Data layout optimizations
  - Data access optimizations
- A few performance results
- Conclusions

## Motivating (frustrating?) example

#### Theoretically ...

modern workstations based on superscalar RISC processors can do by far more than 1000 MFLOPS

#### In practice ...

we often obtain disappointing results. Compiler optimizations are often poor.


Example: Gauss-Seidel iteration on a Digital PWS 500au, 7-point stencil in 3D, constant coefficients, full compiler optimization enabled (!)

grid size	# unknowns	MFLOPS
16	4096	415
32	32768	194
64	262144	76
128	$\approx 2.1 \cdot 10^6$	73

⇒ Need to understand cache effects!

## Cache design issues — a memory hierarchy example


Digital PWS 500au memory architecture:



Exploit the cache architecture more efficiently!

## Cache design issues — associativity

Denotes the number of cache lines where a main memory block may be copied to



Low associativity (n small) ⇒ High potential for cache conflict misses, cache thrashing

PARA '02

## Techniques to enhance cache utilization

- Data layout optimizations:
   Optimize the data layout in memory; e.g.,
  - Cache—aware data structures (array merging)
  - Array padding
- Data access optimizations:
   Optimize the order in which the data are accessed while maintaining all data dependencies; e.g.,
  - Loop fusion
  - Loop blocking

#### Data layout optimizations — cache-aware data structures

*Idea:* Merge data which are needed together to increase *spatial locality:* cache lines contain several data items (*array merging*)

Example: Gauss-Seidel on Au=f, 5-point stencils in 2D (similar for the 3D case):

$$u_i^{(k+1)} = a_{i,i}^{-1} \left( f_i - \sum_{j < i} a_{i,j} u_j^{(k+1)} - \sum_{j > i} a_{i,j} u_j^{(k)} \right), \quad i = 1, \dots, N$$

```
typedef struct {
  double f;
  double cCenter, cNorth, cEast, cSouth, cWest;
} eqnData;


double u[N][N]; // Solution vector
eqnData rhsAndCoeff[N][N]; // Right-hand side and coefficients
```

## Data layout optimizations — array padding

*Idea:* Increase array dimensions to change relative distances between elements  $\Rightarrow$  Avoid severe cache conflict misses; e.g., in stencil—based computations


Example: 2D array, FORTRAN77 (column major ordering)

double precision u(1024, 1024) becomes double precision u(1024+pad, 1024), problem: pad = ?



## Data layout optimizations — array padding

In 3D: standard vs. non-standard array padding approach



#### Example: Standard/non-standard padding in FORTRAN77

```
C Standard padding:
double precision u(0:n+pad1,0:n+pad2,0:n)

C Non-standard padding:
double precision v(0:n+pad1,0:n,0:n), dummy(0:n*pad3-1)
do k= 1, n-1
   do j= 1, n-1
   do i= (k*pad3) + 1, (k*pad3) + n-1
        RELAX(i,j,k) // pad3 needs to be respected here as well enddo
   enddo
enddo
```

## Data layout optimizations — array padding

#### Padding approaches:

- Analytic/Algebraic techniques (Rivera/Tseng)
  - Block size (tile size) and paddings depend on array size and cache capacity
  - Often not general enough for realistic problems where several arrays are involved;
     e.g., CFD: pressure, velocity field, temperature, concentrations of chemical species, etc.
- Exhaustive parameter search
  - AEOS paradigm: Automated Empirical Optimization of Software
  - Examples:
    - \* ATLAS (Automatically Tuned Linear Algebra Software)
    - \* FFTW (The Fastest Fourier Transform in the West)
  - Searching the parameter space is time–consuming, but currently the most promising cache tuning approach!

## Data access optimizations — loop blocking (loop tiling)

Idea: Divide the iteration space into blocks and perform as much work as possible on the data in cache (i.e., on the current block) before switching to the next block  $\Rightarrow$  Enhance spatial and/or temporal locality

Technically: Split one loop into two loops; e.g., matrix multiplication:

Before loop blocking:

```
do J= 1,N
  do K= 1,N
  do I= 1,N
   C(I,J)= C(I,J)+A(I,K)*B(K,J)
  enddo
  enddo
enddo
```


After blocking two loops:

```
do KK= 1,N,W // W = tile width
do II= 1,N,H // H = tile height
do J= 1,N
   do K= KK,min(KK+W-1,N)
   do I= II,min(II+H-1,N)
        C(I,J)= C(I,J)+A(I,K)*B(K,J)
   enddo
   enddo
enddo
enddo
enddo
```

## Data access optimizations — loop blocking

Blocking is also possible for iterative methods for linear systems Blocking the iteration loop means merging successive iterations into a single pass through the data set  $\Rightarrow$  Enhance cache reuse


Example: 1—way blocking for red/black Gauss—Seidel smoother in 3D



## Data access optimizations — loop blocking

More involved: 2-way/3-way/4-way blocking for red/black GS in 3D

Examples:



Dependencies need to be respected, similar techniques for all stencil-based methods

## Data access optimizations — other techniques


There is a variety of other data access optimizations

- Loop interchange: lessen the impact of non-unit stride accesses
- Data copying: copy non-contiguous data to contiguous memory locations  $\Rightarrow$  Reduce cache conflicts and/or drops in performance due to limited TLB capacity
- *Prefetching:* compiler—based, hardware—based
- etc.

Cf. literature on compiler optimizations

## Just a few performance results

Speedups for Gauss-Seidel smoother, Alpha 21164, Fortran77 *left:* 2D, 5p, constant coefficients, *right:* 3D, 7p, variable coefficients



Speedups and MFLOPS rates for 3D are smaller than speedups for 2D: Stencils cover larger distances in memory  $\Longrightarrow$  TLB effects become more dramatic

Experiments have been run on a variety of architectures

#### **Conclusions and final remarks**

We have investigated cache performance optimizations for structured grid multigrid

- in 2D and 3D
- for the constant coefficient and for the variable coefficient case

**DIME** project: data-local iterative methods for the efficient solution of PDEs

We are currently investigating how these techniques can be integrated into more involved methods; e.g., patch—adaptive multigrid, adaptive grid processing approach

More details are available:

http://www10.informatik.uni-erlangen.de/dime

See particularly Christian Weiß' thesis and Nils Thürey's thesis for further details (both available online).